



# Introduction to Microelectronic Fabrication

# Chapter 2

## Photolithography




# Photolithographic Process



- Substrate covered with silicon dioxide barrier layer
- Positive photoresist applied to wafer surface
- Mask in close proximity to surface
- Substrate following resist exposure and development
- Substrate after etching of oxide layer
- Oxide barrier on surface after resist removal
- View of substrate with silicon dioxide pattern on the surface



# Photolithographic Process



- Each mask step requires many individual process steps
- Number of masks is a common measure of overall process complexity

# Photomasks



## CAD Layout



- Composite drawing of the masks for a simple integrated circuit using a four-mask process
- Drawn with computer layout system
- Complex state-of-the-art CMOS processes may use 25 masks or more

# Photo Masks



## 10X Reticle




- Example of 10X reticle for the metal mask - this particular mask is ten times final size (10  $\mu\text{m}$  minimum feature size - huge!)
- Used in step-and-repeat operation
- One mask for each lithography level in process

# Photomasks

## Final Mask





- Mask after reduction and “step-and-repeat” operation
- Final size emulsion mask with 400 copies of the metal level for the integrated circuit



# ITRS Lithography Projections


Table 2.5 -- ITRS Lithography Projections						
Year	2001	2003	2005	2008	2011	2014
Dense Line Half-Pitch (nm)	150	120	100	70	50	35
Worst Case Alignment Tolerance Mean + 3 $\sigma$ (nm)	52	42	35	25	20	15
Minimum Feature Size F (nm) Microprocessor Gate Width	100	80	65	45	30	20
Critical Dimension Control (nm) Mean + 3 $\sigma$ - Post Etching	9	8	6	4	3	2
Equivalent Oxide Thickness (nm)	1.5 - 1.9	1.5 - 1.9	1.0 - 1.5	0.8 - 1.2	0.6 - 0.8	0.5 - 0.6
Lithography Technology Options	248 nm DUV	248 nm + PSM 193 nm DUV	193 nm + PSM 157 nm E-beam projection Proximity x-ray Ion Projection	157 nm +PSM E-beam projection E-beam direct write EUV Ion Projection Proximity x-ray	EUV E-beam projection E-beam direct write Ion Projection	EUV E-beam projection E-beam direct write Ion Projection Innovation
DUV - deep ultraviolet; EUV - extreme ultraviolet; PSM - phase shift mask;						

# Contamination



- Human hair at the same scale as the integrated circuit with  $10\text{ }\mu\text{m}$  feature size
- Today's feature size  $100\text{ nm}$  - 100 times smaller!









# Clean Room Specifications

Table 2.1 Clean Room Ratings by Class of Filtration

Class	Number of $0.5\mu\text{m}$ particles per $\text{ft}^3(\text{m}^3)$	Number of $5\mu\text{m}$ particles per $\text{ft}^3(\text{m}^3)$
10,000	10000 (350,000)	65 (23,000)
1,000	1000 (35,000)	6.5 (2,300)
100	100 (3,500)	0.65 (230)
10	10 (350)	0.065 (23)
1	1 (35)*	0.0065 (2.3)

\*It is very difficult to measure particulate counts below 10/ft<sup>3</sup>

# Common Wafer Surface Orientations



# Wafer Cleaning

- Wafers must be cleaned of chemical and particulate contamination before photo processing
- Example of “RCA” cleaning procedure in table below

TABLE 2.2 Silicon Wafer Cleaning Procedure<sup>[4,5]</sup>

**A. Solvent Removal**

1. Immerse in boiling trichloroethylene (TCE) for 3 min.
2. Immerse in boiling acetone for 3 min.
3. Immerse in boiling methyl alcohol for 3 min.
4. Wash in DI water for 3 min.

**B. Removal of Residual Organic/Ionic Contamination**

1. Immerse in a (5:1:1) solution of  $\text{H}_2\text{O}-\text{NH}_4\text{OH}-\text{H}_2\text{O}_2$ ; heat solution to 75–80 °C and hold for 10 min.
2. Quench the solution under running DI water for 1 min.
3. Wash in DI water for 5 min.

**C. Hydrous Oxide Removal**



1. Immerse in a (1:50) solution of  $\text{HF}-\text{H}_2\text{O}$  for 15 sec.
2. Wash in running DI water with agitation for 30 sec.

**D. Heavy Metal Clean**

1. Immerse in a (6:1:1) solution of  $\text{H}_2\text{O}-\text{HCl}-\text{H}_2\text{O}_2$  for 10 min at a temperature of 75–80 °C.
2. Quench the solution under running DI water for 1 min.
3. Wash in running DI water for 20 min.


# Photoresist Deposition Automated Production Systems

---




- Rite Track 88e wafer processing system (Courtesy of Rite Track Services, Inc.)

# Mask Alignment



- Each mask must be carefully aligned to the previous levels
- Some form of alignment marks are used
- Automated alignment and exposure in production lines


# Resists for Lithography




- Resists
  - Positive
  - Negative
- Exposure Sources
  - Light
  - Electron beams
  - Xray sensitive

# Oxide Etching Profiles


- (a) Isotropic etching - wet chemistry - mask undercutting
- (b) Anisotropic etching - dry etching in plasma or reactive ion etching system



# Dry Plasma Systems




(a) Conceptual drawing for a parallel plate plasma etching system



(b) Asymmetrical reactive ion etching (RIE) system



# Plasma Etching Characteristics



- Anisotropic etching
- Minimizes chemical waste
- Etching
- Cleaning
- Resist removal “ashing”

TABLE 2.3 Etching Pressure Ranges


Etching Mode	Pressure (Torr)
Ion Milling	$10^{-4}$ – $10^{-3}$
Reactive Ion Etching/Ion Milling	$10^{-3}$ – $10^{-1}$
Plasma Etching	$10^{-1}$ –5

$$1 \text{ atm} = 760 \text{ mm Hg} = 760 \text{ torr} = 1.013 \times 10^5 \text{ Pa} \quad 1 \text{ Pa} = 1 \text{ N/m}^2 = 0.0075 \text{ torr}$$

TABLE 2.4 Plasma-Etching Sources

Material	Source Gases
Organic Materials	$\text{O}_2$ , $\text{SF}_6$ , $\text{CF}_4$
Polysilicon	$\text{CCl}_4$ , $\text{CF}_4$ , $\text{NF}_3$ , $\text{SF}_6$
Silicon Dioxide	$\text{CF}_4$ , $\text{C}_2\text{F}_6$ , $\text{C}_3\text{F}_8$ , $\text{CHF}_3$
Silicon Nitride	$\text{CF}_4$ , $\text{C}_2\text{F}_6$ , $\text{CHF}_3$ , $\text{SF}_6$
Aluminum	$\text{CCl}_4$ , $\text{Cl}_2$ , $\text{BCl}_3$
Titanium	$\text{C}_2\text{Cl}_2\text{F}_4$ , $\text{CF}_4$
Tungsten	$\text{Cl}_2$

# Mask Fabrication



- Masking processes
  - Direct step on wafer
  - Contact printing
  - Proximity printing
  - Projection printing

# Printing Techniques





FIGURE 2.11

Artist's conception of various printing techniques. (a) Contact printing, in which wafer is in intimate contact with mask; (b) proximity printing, in which wafer and mask are in close proximity; (c) projection printing, in which light source is scanned across the mask and focused on the wafer. Copyright, 1983, Bell Telephone Laboratories, Incorporated. Reprinted by permission from Ref. [5].

- Contact printing damages the reticle and limits the number of times the reticle can be used
- Proximity printing eliminates damage
- Projection printing can operate in reduction mode with direct step-on-wafer, eliminating the need for the reduction step presented earlier

# Wafer Steppers






Figure 2.13 The true complexity of a wafer stepper is apparent in this system drawing. (Courtesy of ASM Lithography, Inc.)

- Wafer stepping systems widely used
- Must be completely isolated from sources of vibration
- High degree of environmental control needed
- Often in their own clean room

# Wafer Steppers (cont.)



Lens System






Figure 2.15  
Spectral Content of Xe-Hg lamp (Courtesy of SVG)

# Minimum Feature Size and Depth of Field




$$\text{Minimum Feature Size } F = 0.5 \frac{\lambda}{NA}$$

$$\text{Depth of Field } DF = 0.6 \frac{\lambda}{(NA)^2}$$

$$\text{Numerical Aperture } NA = \sin \theta$$

$\lambda$  = wavelength of exposure source


# Phase Shifting Masks



Pattern transfer of two closely spaced lines

(a) Conventional mask technology - lines not resolved

(b) Lines can be resolved with phase-shift technology






# ITRS Lithography Projections

Table 2.5 -- ITRS Lithography Projections						
Year	2001	2003	2005	2008	2011	2014
Dense Line Half-Pitch (nm)	150	120	100	70	50	35
Worst Case Alignment Tolerance Mean + 3 $\sigma$ (nm)	52	42	35	25	20	15
Minimum Feature Size F (nm) Microprocessor Gate Width	100	80	65	45	30	20
Critical Dimension Control (nm) Mean + 3 $\sigma$ - Post Etching	9	8	6	4	3	2
Equivalent Oxide Thickness (nm)	1.5 - 1.9	1.5 - 1.9	1.0 - 1.5	0.8 - 1.2	0.6 - 0.8	0.5 - 0.6
Lithography Technology Options	248 nm DUV	248 nm + PSM 193 nm DUV	193 nm + PSM 157 nm E-beam projection Proximity x-ray Ion Projection	157 nm +PSM E-beam projection E-beam direct write EUV Ion Projection Proximity x-ray	EUV E-beam projection E-beam direct write Ion Projection	EUV E-beam projection E-beam direct write Ion Projection Innovation
DUV - deep ultraviolet; EUV - extreme ultraviolet; PSM - phase shift mask;						



# Inspection

## SEM, TEM, STM



SEM images of a three-dimensional micro-electro-mechanical system (MEMS) structure (Courtesy of Sandia National Laboratories).

“A picture is worth a thousand words”

- Optical microscopy
- Scanning electron microscopy (SEM)
- Transmission electron microscopy (TEM)
- Scanning tunneling microscopy (STM)

# Inspection TEM








Figure 2.18

Cross-sectional high-resolution TEM images for MOS structures with (a) 27-Å and (b) 24-Å Image. Polysilicon grains are easily noticeable in (a); the Si/SiO<sub>2</sub> and poly-Si/SiO<sub>2</sub> interfaces are shown in part (b). On a local atomic scale, thickness variations of 2-3 Å are found which are a direct result of atomic steps at both interfaces. Copyright 1969 by International Business Machines Corporation; reprinted with permission from Ref. [9].

# Layout of a Class Chip




Basic 4-Mask Process


PMOS Metal-Gate Process

1. p-diffusion
2. Thin oxide
3. Contacts
4. Metal


# Four Mask Class Process



p-diffusion




Thin oxide




Contacts



Metal



# Layout of Class Chip





## Metal Gate PMOS Process

- A. Thick oxide capacitor
- B. Thin Oxide Capacitor
- C. Van der Pauw structure
- D. Resistor 1
- E. Resistor 2
- F. Diode
- G. PMOS transistors
- H. PMOS logic inverter
- I. Lateral pnp transistor
- J. Kelvin contact structure

# Our Class Process

## Diode & Resistor Fabrication





Top view of an integrated pn diode.




# Our Class Process


## Diode Fabrication (cont.)




(a)



(b)



(c)





(d)


- (a) First mask exposure (b) Post-exposure and development of photoresist  
(c) After SiO<sub>2</sub> etch (d) After implantation/diffusion of acceptor dopant.

# Our Class Process


## Diode Fabrication (cont.)




(e)



(f)



(g)




(h)

(e) Exposure of contact opening mask, (f) after resist development and etching of contact openings, (g) exposure of metal mask, and (h) After etching of aluminum and resist removal.




# Layout of Class Chip



## Metal Gate PMOS Process

- A. Thick oxide capacitor
- B. Thin Oxide Capacitor
- C. Van der Pauw structure
- D. Resistor 1
- E. Resistor 2
- F. Diode
- G. PMOS transistors
- H. PMOS logic inverter
- I. Lateral pnp transistor
- J. Kelvin contact structure

# References



## REFERENCES

- [1] *The International Technology Roadmap for Semiconductors*, The Semiconductor Industry Association (SIA), San Jose, CA: 1999. (<http://www.semichips.org>)
- [2] S. Nonogaki, T. Ueno, and T. Ito, *Microlithography Fundamentals in Semiconductor Devices and Fabrication Technology*, Marcel Dekker, Inc. New York, 1998.
- [3] W. R. Runyon and K. E. Bean, *Semiconductor Integrated Circuit Processing Technology*, Addison Wesley, Reading, MA, 1990.
- [4] L. F. Thompson, C. G. Wilson, and M. J. Bowden, Eds., *Introduction to Microlithography*, American Chemical Society, Washington, D.C., 1983.
- [5] S. M. Sze, Ed., *VLSI Technology*, McGraw-Hill, New York, 1983.
- [6] D. J. Elliot, *Integrated Circuit Fabrication Technology*, McGraw-Hill, New York, 1982.
- [7] W. Kern and D. A. Poutinen, "Cleaning Solutions Based upon Hydrogen Peroxide for Use in Silicon Semiconductor Technology," *RCA Review*, 31, 187–206 (June 1970).
- [8] W. Kern, "Purifying Si and SiO<sub>2</sub> Surfaces with Hydrogen Peroxide," *Semiconductor International*, pp. 94–99 (April 1984).
- [9] D. A. Buchanan et al., "Scaling the Gate Dielectric: Materials, Integration and Reliability," *IBM J. Research and Development*, vol. 43, no. 3, pp. 245–264, May 1999.

# End of Chapter 2